One of the most important tasks in design and manufacturing of integrated circuits is the testing phase. Distinguishing between faulty and fault free ICs is a difficult task Therefore, simulations are being done for different circuits to identify fault free and faulty circuits. Analog circuits like Low pass filter, High pass filter, Band pass filter, Band reject filter, State variable filter, Tow Thomas Biquadratic filter etc. The parameters measured are the variations in node voltages & DC supply current. These parameters are specifically chosen for extracting the data, because of their ability to improve the efficiency of ANN.
1.. INTRODUCTION
In today"s semiconductor world, integration technology is improving and refining dramatically. With the continuous increase of integration densities and complexities, the problem of integrated circuit (IC) testing has become much more acute. IC testing is now no more a back-end issue, rather it has become a front-end burning issue, which needs an economic solution with reliable performance. Electronic equipments and products have become part and parcel of our daily life. Zero failure, high reliability and longevity are major business issues as well as customer expectation for the electronic goods. In many applications, accuracy and high reliability are essential and even life critical as in medical and aerospace applications. The key components of an electronic product are integrated circuits (ICs).
Dramatic improvement of integration technology in IC manufacturing is rapidly leading to exceedingly complex, multimillion transistor chips. All the functionalities of an electronic system are being integrated on a single chip in less than 2 cm² silicon area. It is known as system-on-a chip (SoC) which is the future of the IC technology. This growth is expected to continue in full force for the future years. However to make its production practical and cost effective, the semiconductor industry roadmaps identify a number of major hurdles to overcome. The key hurdle is related to test and diagnosis.
Since 1990, the Semiconductor Industry Association (SIA) has been working to construct a roadmap to show the trends of research and development in integrated circuit technologies. SIA"s prediction shows that the basic motto for the research in semiconductor technology is ""the smaller the device, the lower the cost, the higher the performance"". Moore"s Law predicts that silicon complexity quadruples every three years.
The figure below shows SIA"s projection of the number of transistors per cm² and feature size in micrometer for complex ICs (such as microprocessor). It shows that the feature size of the transistors is decreasing exponentially whereas transistors density that can be fabricated per cm² is increasing exponentially Within the context of such increasing integration densities and complexities, problems associated with the testing of ICs such as test generation, testing time, testing speed, testing cost, test scheduling, test access mechanism, controllability of the inputs, observability of the outputs have become much more complex and acute. The cost of testing has become a major portion of the total cost of an electronic product. It is predicted in a survey that it will soon cost more to test a transistor than to make it provided the current trend of increasing complexities are maintained. Fig.1 shows that although the costs associated with transistor manufacturing continue to shrink, testing costs are on the rise. In contemporary integrated circuits (IC), testing and test evaluation are becoming very important but very complex tasks. On one side, test efficiency and achieved reliability of IC production are of utmost importance but on the other hand, time and complexity of the test are crucial aspects from test cost point of view. Thus, the main goal of testing is to achieve desired IC reliability in the shortest possible time to satisfy customer"s needs with appropriate time to market and profit. Many defectoriented test methods might be considered as parametric since their decision criteria are based on the analysis of analog, time continuous parameters, that is supply current signal, output current, etc. However, in defect-oriented test strategies, a meaningful threshold needs to be defined to distinguish between good and bad circuits. This is the crucial point of all thresholdbased test methods because improper setting of the pass/fail limit may essentially reduce either yield, or quality of the production. 
ANALOG CIRCUITS
An analog circuit is a circuit that uses continuous time voltages and currents. This is opposed to digital devices where devices states are presented by discrete time and discrete values (almost always binary, although three or four state non-volatile memory devices where proposed).
Analog circuits find a wide range of applications -
Operational Amplifiers
Filters-active and passive
Voltage regulators
Analog mixers Analog switches, etc
Analog Fault Detection
Analog circuits usually are tested functionally against their specifications, since they have few inputs and outputs and relatively few devices. Test inputs are generated from the specifications. With the advent of mixed-signal ICs, the observability of the analog circuits has been significantly reduced, when they feed on chip ADCs. Putting entire systems on a chip should eventually reduce I/O ports even further, thus reducing the observability of increasingly complex circuits
Analog Fault Model
The
2.3Analog Fault Modeling
The basic problem with analog circuit fault diagnosis is the absence of efficient fault models. 80-90% of analog faults involve shorted and open resistors. Open faults are hard faults in which the component terminals are out of contact with the rest of the circuit creating a high resistance at the incident of fault in the circuit. In the circuit under test (CUT), short circuit faults were simulated by 1 resistance while open circuit faults were simulated by 1 M resistance. The simulations were carried out using PSPICE software and PSPICE UA741 model represents operational amplifiers.
Types of PSPICE Analyses Used for Analog Circuit Simulation
Analog fault simulation is needed to evaluate the fault coverage, and effectiveness of set of specification generated using PSPICE simulation. The two PSPICE analyses used for analog IC circuit testing are as follows: 
Monte Carlo Simulation Analysis & DC Supply Current Monitoring in Transient Analysis

Circuits Used for Monte Carlo Analysis
Circuits used for DC Supply Current Monitoring
MOS Differential Amplifier Device MOS Differential Amplifier Device With Active Load
2.4.2.1.1Introduction of Faults
To obtain the responses of the CUT (Circuit Under test), several defects typically occurring in the CMOS analog processes were modeled and simulated. Open faults are disconnection caused by missing sections of conductive paths. They can be modeled by the insertion of a high resistor value together with a capacitor connected in parallel with the resistor. The short faults are caused by additional conduction paths that connect two or more nodes of the circuit together. They are modeled by the simple insertion of a resistor between two nodes.
Fig 2.10 Faulty Output of MOS Differential Amplifier Device during SOP Fault at M4
The parameters of the resistors in open fault models were in the range (1 K -10M ) and in GOS faults in the range(30K -150 ) and in short faults in the range(1K -100K ).
The locations of faults were chosen at random
The above faults were simulated for various kinds of above mentioned detection methods to be employed for analog IC fault detection. Monte-Carlo Simulation was done for all the faults listed.
For each type of fault models 50 runs After Monte-Carlo Simulation (MCS) is completed supply current monitoring was done as well for each kinds of faults listed. It was worth noting that while supply current changed to a less appreciable value, the DC current supplied for operation of MOS changed to more appreciable value. So a new method of IC fault detection is proposed
3.RESTRICTED COLOUMB ENERGY (RCE) Neural Networks
Introduction
RCE ANNs are modeled on the locations of charges in a feature space. This network gets its name from the form of the system"s Liapunov function, which is isomorphic to the classical electrostatic potential between a positive test charge and negative charges Qj at the sites xj (for a 3D input space).
Hyper spherical classifiers have been revived and reinterpreted by Scofield et al. (1988) and the resulting classifier was termed Restricted Coulomb Energy Network. These classifiers made feature classification in n-dimensions more convenient, utilizing a fraction of the memory and processing required by other conventional methods.
The RCE system is based on the storage of patterns in a feature space, and is base don the assumption that these patterns are stationary in space. The RCE is similar to Batchelor"s Hyper spherical Classifiers, and consists of a number of Potential Wells. These are analogous and have similar parameters. Potential wells differ from hyper spherical classifiers in that they are can only contract, and not expand.
Architecture
The RCE network is similar to the connectionist networks in only the architecture. There are three layers that constitute the RCE network:
Input Layer: The input layer comprises of a number of nodes that are equal to the number of inputs to be supplied to the system. These nodes hold the inputs, and feed them to the network for processing.
Prototype Layer: The prototype layer is analogous to the hidden layer in normal connectionist networks. It is inaccessible by the trainer, and the number of prototype cells, potential wells, or nodes that make up the prototype layer are governed by the algorithm used for the ANN. There can be any number of prototype cells, though an increase in the number of Prototype cells over the number of possible inputs will only result in a waste of memory space. It is therefore advisable to only allow the creation of prototype cells till a maximum (number of inputs). It is this layer that collects data and identifies a class. The data from this layer is use to identify the output of the network.
Output Layer:
The output layer has as many output cells as there are classes to categorize the given input data into.
All input cells are mapped onto some prototype cells, while not all prototype cells are mapped onto the output cells. These connections are done based on the coded algorithm for the ANN. As the number of prototype cells can be increased at anytime, this network is especially useful for real-time applications.
Fig 3.1Architecture of RCE Neural Network
RCE Training and Testing
The training program then processes the obtained training samples. This allows the RCE to learn the position vectors, radii and the number of required prototype cells. The values obtained (parameters of the RCE network) are stored in a file for use by the recall program during circuit testing. The trained RCE produces a file containing the values of the position vectors, radii and other parameters of the various prototype cells that are generated during the training phase.
The input samples to be tested are fed to the recall program where fault identification takes place. Inputs are compared with all known prototype cells and are considered to belong to the prototype cell within which they fall. If any input fails to fall within the radius of any prototype cell, it cannot be classified with absolute surety. One possible solution is to assume that such an input belongs to the prototype cell to which it is closest. The output is obtained as the class to which the input belongs, as is made clear by the prototype cell within which it lies 
MOS DIFF AMPLIFIER WITH ACTIVE LOAD
